

1

Introduction to Finite State Machines

This chapter (like all other chapters) is written in the form of a linear frame, programmed learning text. This is to help you learn the basic skills required to design clocked finite state machines (FMSs) so that you can develop your own designs based on traditional *T* flip-flops and *D* flip-flops. Later, other techniques will be introduced, such as ‘one hot’ and ‘asynchronous finite state machines’, but these will be developed along the same lines as the work covered in this chapter.

The text is organized into ‘frames’. Each frame follows on consecutively from the previous one, but at times you may be redirected to other frames, depending upon your response to the questions you are asked. Do not cheat, but follow the frames as indicated.

1.1 SOME NOTES ON STYLE

Bold denotes **questions for you to answer** to check your understanding of the material, highlights **important points**, or indicates an **aside when further ideas are presented**.

Please read this chapter first, and attempt all the questions before moving on to the later chapters. Note that the book can be read as a textbook. The programmed aspect of the book makes it more suitable for individuals to read and learn in their own time.

Frame 1.1 What is a Finite State Machine?

A finite state machine (FSM) is a digital sequential circuit that can follow a number of predefined states under the control of one or more inputs. Each state is a stable entity that the machine can occupy. It can move from this state to another state under the control of an outside world input.




Figure 1.1 Block diagram of an FSM-based application.

In Figure 1.1, we see an FSM with three outside world inputs (p , q , and the clock) and three outside world outputs (X , Y , and Z). Note some FSMs have a clock input; those that don't belong to a type of FSM called 'asynchronous FSM'. However, this chapter deals with the more usual synchronous FSM, which **do** have a clock input. Only Chapter 4 and Chapter 6 will look at asynchronous FSM.

Synchronous FSM can move between states only if a clock pulse occurs.

Task: Draw a block diagram for an FSM with five inputs (x , y , z , t , and a clock) and with two outputs (P and Q).

When you have done this, turn to **Frame 1.2**.

Frame 1.2

The FSM with five inputs (x , y , z , t , and a clock) and two outputs (P and Q) is shown in Figure 1.2.

If you did not get this answer, go back and re-read Frame 1.1. Don't worry about using a mixture of both upper- and lower-case letters here; the only thing that matters is that the same letters are used.

Each state of the FSM needs to be identifiable. This is achieved by using a number of internal flip-flops within the FSM block. An FSM with four states would require two flip-flops since two flip-flops can store $2^2 = 4$ state numbers.




Figure 1.2 Block diagram with five inputs and two outputs.

Each state has a unique state number, and states are usually assigned numbers, such as s_0 (state 0), s_1 , s_2 , and s_3 (for a four-state example).

As you can see, the rule here is $2^{\text{number of flip-flops}}$.

So an FSM with 13 states would require 2^4 flip-flops (i.e. 15 states of which 13 are used in the FSM and states 14 and 15 remain unused).

How many flip-flops would be required for an FSM using 34 states?

What would the state numbers be for this FSM?

When you have answered these questions, turn to **Frame 1.3**.

Frame 1.3

The answer to the previous question is:

$$2^6 = 64, \text{ which would accommodate 34 states.}$$

In general: $2^4 = 16$ states, $2^5 = 32$ states, $2^6 = 64$ states, $2^7 = 128$ states, and so on.

What would the state number be for this FSM?

$s_0, s_1, s_2, s_3, s_4, s_5, s_6, s_7, s_8, s_9, s_{10}, s_{11}, s_{12}, s_{13}, s_{14}, s_{15}, s_{16}, s_{17}, s_{18}, s_{19}, s_{20}, s_{21}, s_{22}, s_{23}, s_{24}, s_{25}, s_{26}, s_{27}, s_{28}, s_{29}, s_{30}, s_{31}, s_{32}, s_{33}$.

Answer:

The unused states would be s_{34} through to s_{63} .

Note that the states run through from s_0 to s_{n-1} , for n states.

As well as containing flip-flops to uniquely define the individual states of the FSM, there is also combinational logic, which defines the outside world outputs. In addition, the outside world inputs connect to combinational logic, which supplies the flip-flops' inputs.

Please turn to **Frame 1.4**.

Frame 1.4

Figure 1.3 illustrates the internal architecture for a Mealy FSM.




Figure 1.3 Block diagram of a Mealy state machine structure.

Note the feed forward paths between the outside world inputs and the input to the output decoder.

The figure shows that the FSM has a number of inputs that connect to the **next state decoder** (combinational) logic. The Q outputs of the memory element flip-flops connect to the **output decoder** logic, which in turn connects to the outside world outputs via the output decoder.


The flip-flop outputs are used as **next state** inputs to the **next state decoder**, and it is these that determine the next state that the FSM will move to. Once the FSM has moved to this **next state**, its flip-flops acquire a new **present state** as dictated by the **next state decoder**.

Note that some of the **outside world inputs** connect **directly** to the **output decoder** logic. This is the main feature of the **Mealy** type of FSM. This affects the outputs of the FSM.

Please turn to **Frame 1.5**.

Frame 1.5

Another architectural form for an FSM is the **Moore** FSM, as shown in Figure 1.4.



Frame 1.6

Complete the following:

- A Moore FSM differs to that of a Mealy FSM in that it has...
- This means that the Moore FSM outputs depend on...
- Whilst the Mealy FSM outputs can depend upon...

If you cannot complete the above sentences, go back and read Frame 1.4 and Frame 1.5.

When you have completed these questions, please go to **Frame 1.7**.

Frame 1.7

If we look at the Moore FSM architecture again and remove all of the **outside world inputs** apart from the **clock**, and we also remove the **output decoding logic**, we are left with a very familiar architecture. This is shown in Figure 1.5.




Figure 1.5 Block diagram of a Class C state machine structure.

This architecture is in fact the synchronous counter the reader may have already seen in previous studies. Note that an **up/down** counter would have the additional outside world input ‘up/down’, which would be used to control the direction of counting.

The flip-flop outputs in this architecture are used to connect directly to the outside world.

Please move on to **Frame 1.8**.

Frame 1.8

Historically, two types of state diagrams have evolved, one for the design of the **Mealy** FSM the other for the design of the **Moore** FSM. The two are known as ‘Mealy state diagrams’ and ‘Moore state diagrams’.

These days we use a more general type of state diagram, which can be used to design both the **Mealy** and **Moore** type of FSM. This is the type of state diagram

we use throughout this book. **As you will learn, it allows you to build a lot of ideas into the FSM diagram.**

Figure 1.6 shows each state of the FSM and the transitions to and from that state to other states.

The states are usually drawn as **circles** (but some people like to use a **square box**).

The **transitions** between states are shown as an **arrowed line** connected between the states.

An FSM can move between states along transitional lines.




Figure 1.6 Transition between states.

In addition to the transitional line between states, there is an **input** signal name.

The right-angled lines represent the clock input (in this case a rising edge 0 to 1) (**Figure 1.7**).

The transition between the states can be controlled.




Figure 1.7 Transition with and without outside world inputs.


In Figure 1.7, the transition between states s0 and s1 will occur at the clock pulse in the upper state diagram, while in the lower state diagram it will **only** occur if the **outside world input set to 1** 'st = 1' **and** a '0 to 1' transition occurs on the clock input.

What changes would be needed to Figure 1.7 to make the transition between s_0 and s_1 occur when input $st = 0$?

Turn to **Frame 1.9** after you have attempted this question.

Frame 1.9

The answer is shown in Figure 1.8.



Transitional line between two states when $st = 0$ and clock goes from 0 to 1.

Figure 1.8 Outside world input between states.

Since in this case the outside world input 'st' must be equal to zero (denoted by the inverting bar to the left of the input st (as in $/st$).

That is $/$ means **not** so $/st$ means **not st**, i.e. when $st = 0$, then $/st = 1$.

Note that outside world inputs always lie along the transitional lines. Also, the reader could be using ' \cdot ' as well as ' $*$ ' for 'AND'. Also, ' $+$ ' for 'OR' in Boolean equations; however, in most cases ' \cdot ' will be used rather than ' $*$ '. In some cases no symbol will be used for 'AND', as in ' AB ' to mean ' $A \cdot B$ '.

The state diagram must also show how the 'outside world outputs' are affected. This is achieved by placing the outside world outputs either:

- inside the state circle (or square); or
- alongside the state circle (or square).

Figure 1.9 shows the outside world outputs P and Q inside the state circles. In this particular case, P is logic 1 in state s_0 , and changes to logic 0 when the FSM moves to state s_1 . Output Q does not change in the above transaction, remaining at logic 0 in both states.

Draw a block diagram showing inputs and outputs for the state diagram.

Then turn to **Frame 1.10**.




Figure 1.9 Placement of outside world outputs.

Frame 1.10

The block diagram will look like that shown in Figure 1.10.




Figure 1.10 The block diagram for the state diagram shown in Figure 1.9.

Sometimes we show a negating circle to imply that the input is actually inverted (see later).

It is easily obtained from the state diagram since inputs lie along transitional lines and outputs lie inside (or alongside) the state circle. The input *st* would normally have a **negating circle** to show it is an **active low** input. This is common practice.

You may remember that in Frame 1.2 we said that each state had to have a unique state number and that a number of flip-flops were needed to perform this task. These flip-flops are part of the internal design of the FSM and are used to produce an internal count sequence; they are essentially acting like a synchronous counter, but one that is controlled by the outside world inputs. The internal count sequence produced by the flip-flops is used to control the outside world decoder so that outputs can be turned on and off as the FSM moves between states.

In Frames 1.4 and 1.5 we saw the architecture for the Mealy and Moore FSM. In both cases, the memory elements shown are the flip-flops discussed in the previous paragraph. We look at how the internal flip-flops are coded in a later chapter.

At this stage it is perhaps worth looking at a simple FSM design in detail. We can then bring together all the ideas discussed so far, as well as introducing a few new ones. Try answering the following questions before moving on:

1. A Mealy FSM differs from a Moore FSM in? (See Frames 1.4 and 1.5.)
2. The circles in a state diagram are used to? (See Frames 1.8 and 1.9.)
3. Outside world inputs are shown in a state diagram where? (See Frames 1.8 and 1.9.)
4. Outside world outputs are shown where? (See Frame 1.9.)
5. The internal flip-flops in an FSM are used to do what? (See Frame 1.10.)

Please turn to **Frame 1.11**.

Frame 1.11

Figure 1.11 shows an example of a single-pulse circuit FSM.

The idea here is to develop a circuit based on the FSM that will produce a single output pulse at its output P whenever its input s is taken to logic 1. The FSM is to be clock driven so it also has an input clock. An additional output L is used to indicate that a P pulse has been produced so the user can see effect of ‘fast’ pulses.

The block diagram of this circuit is shown in Figure 1.11.




Figure 1.11 Block diagram of single pulse with memory FSM.

Figure 1.12 shows a suitable state diagram.




Figure 1.12 State diagram for single pulse with memory FSM.

In this state diagram the **sling** (loop $/s$ going to and from s_0) indicates that while input s is logic 0 ($/s$) the FSM will remain in state s_0 regardless of how many clock pulses are applied to the FSM. Only when input s goes to logic 1 will the FSM move from state s_0 to s_1 , and then only when a clock pulse arrives. Once in state s_1 , the FSM will set its output P to logic 1, and on the next clock pulse the FSM will move from state s_1 to s_2 .

The reason why the FSM will stay in state s_1 for only one clock pulse is because in state s_1 the transition from this state-to-state s_2 occurs **on a clock pulse only**. Once the FSM arrives in state s_2 , it will remain there whilst input $s = 1$. As soon as input s goes to logic 0 ($/s$) the FSM will move back to state s_0 **on the next clock pulse**.

Since the FSM remains in state s_1 for only a single clock pulse, and since $P = 1$ only in state s_1 , the FSM will produce a single output pulse.

Note in the FSM state diagram that each state has a unique state identity: s_0 , s_1 , and s_2 .

Also note that each state has been allocated a unique combination of flip-flop states, for example:

- State s_0 uses the flip-flop combination $A = 0$ $B = 0$, e.g. both flip-flops reset.
- State s_1 uses the flip-flop combination $A = 1$ $B = 0$, e.g. flip-flop A is set.
- State s_2 uses the flip-flop combination $A = 0$ $B = 1$, e.g. flip-flop A is reset, flip-flop B is set.

Now move on to **Frame 1.12**.

Frame 1.12

Let's continue with the one-pulse design.

The flip-flop outputs are seen to define each state. If we could see nothing more than the A and B outputs of the two flip-flops, we could tell what state the FSM was in by the output logic levels on each flip-flop.

We could also tell in which state the output P was to be logic 1, i.e. in state s_1 where the flip-flop output logic levels are $A = 1$ and $B = 0$.

Therefore, the output $P = A/B$. (Remember, AB is used to indicate the logical AND operation used in Boolean algebra.)

So we now see that the flip-flops are used to provide a unique identity for each state.

We also see that, since each state can be defined in terms of the flip-flop output states, the outside world outputs can also be defined in terms of the flip-flop output states since the outside world's output states themselves are a function of these states.

L is logic 1 in states s_1 and s_2 and is defined in terms of the flip-flop outputs $A/B + /AB$.

Therefore, $L = A/B + /AB = A/B + /AB$. No Boolean reduction is possible in this case.

The allocation of unique values of flip-flop outputs **to each state** is rather an arbitrary process. In theory, we can use any values so long as **each state has a unique combination**. This means that we cannot have more than one state with the flip-flop values of, say, A/B (i.e. both states cannot have the same value).

In practice it is common to assign flip-flop values so that the transition between each state involves **only one flip-flop changing state**. This is known as 'following a **unit distance pattern**': only one flip-flop changes state.

The above example does not use a unit distance pattern since there are two flip-flop changes between states s_1 and s_2 . However, the reader will be going on to make use of the unit distance code idea.

The reader could also make the single-pulse state diagram (Figure 1.12) follow a **unit distance pattern** by adding an extra state. This **extra state** could be inserted between states s_2 and s_0 , having the same output for P as state s_0 . In the state diagram the new state would also have the value of L , the same as that in state s_2 , since the reader does not want L to change until s goes to 0.

Try re-drawing the state diagram with this additional state and assign a unit distance pattern to the flip-flops.

When you have done this, go to **Frame 1.13**.

Frame 1.13

A completed state diagram with unit distance patterns for flip-flops is shown in Figure 1.13.




Figure 1.13 State diagram for single-pulse generator with memory and dummy state.

Note that the added state has the unique name of s_3 and the unique flip-flop assignment of $A = 0$ and $B = 1$.

Also note that s_2 uses the A and B values of $A = 1$ and $B = 1$. This provides the required unit distance coding. It also has the output $P = 0$, as it would in state s_0 (the state it is going to go to when $s = 0$).

In this design the addition of the extra state has not added any more flip-flops to the design since two flip-flops can have a maximum of $2^2 = 4$ states (remember Frames 1.2 and 1.3).

The addition of this extra state is usually called a **dummy state**.

Look carefully at the state diagram in Frame 1.13 and satisfy yourself that the state diagram is doing the same thing as the one in Frame 1.11. If you cannot see this, consider reading Frames 1.11–1.13 again.

Now let us add an additional input called r to our state diagram.

Input r is to be added so that if $r = 1$ the FSM will continue to pulse output P (on and off) until r is made 0. At this point the FSM will return to state s_0 but only if input $s = 0$.

Draw the block diagram for the FSM.

Draw the state diagram for this modified FSM.

Take your time and think about what you are doing.

Turn to **Frame 1.14** when you have completed this task.

Frame 1.14

The block diagram in Figure 1.14 is changing the behaviour of the state diagram.




Figure 1.14 Block diagram for the FSM.

The state diagram is shown in Figure 1.15.




Figure 1.15 State diagram of single-pulse generator with a multipulse feature.

The new state diagram is essentially the same as that in Frame 1.13 except that now if $r = 1$ the state diagram sequence (with $s = 1$) becomes $s_0 \rightarrow s_1 \rightarrow s_2 \rightarrow s_1 \rightarrow s_2$, and so on.

However, if $s = 1$ and $r = 0$ the sequence will be $s_0 \rightarrow s_1 \rightarrow s_2 \rightarrow s_3$, which then stops until $s = 0$ then goes to s_0 .

From this you should understand that if we make $r = 0$ before we make $s = 1$ the state diagram will follow a single pulse on output P .

The Boolean equation for L can be active high or active low.

As active high, we look for states when the value of L is 1.

$$L = s1 + s2 + s3 = A/B + AB + /AB = A \cdot (/B + B) + B(A + /A) = A + B.$$

The Boolean equation for P was $P = s1 = A/B$ (see Frame 1.12).

The Boolean equation for $L = s1 + s2 + s3 = A + B$ since only in states $s1$, $s2$ and $s3$ is the output $L = 1$.

Note that an alternative equation for L could be the **inverse** equation for L , otherwise known as ‘active low’. Here we look for the states that make $L = 0$.

$$/L = /s0 = /(A/B) \text{ which is a NAND gate.}$$

In practice there is a tendency to show this active low output as:

$$L \text{ (active low)} = /(A/B).$$

Note that to obtain the $L = 0$ the reader needs to invert $s0$ ($/s0$). This idea will be used later.

This is less complex so it may be used.

The latter equation is in terms of NOT L . This means that when in state $s1$, $s2$, or $s3$, L will be logic 1. Only when the FSM is NOT in any of these states will $L = 0$.

So in summary:

- Input r is used with a two-way branch from state $s2$.
- If $r = 0$ there is no change in the operation of the FSM (single pulse from P).
- However, if $r = 1$ the FSM will keep looping between $s1$ and $s2$ so as to keep turning the output P on and off, **in effect using input r to change the operation of the FSM.**

This shows how easily it is to change the behaviour of the FSM (in this case).

Note that this change was done in the state diagram then transferred to the actual FSM.

Please turn to Frame 1.15.

Frame 1.15

In the previous frames we have considered the flip-flop output patterns. These are often referred to as the **secondary state variables (SSVs)** (Figure 1.16).




Figure 1.16 Block diagram showing secondary state variables in the FSM.

They are called ‘secondary state variables’ because they are (from the FSM architecture viewpoint) internal to the FSM (i.e. secondary not primary). If we consider the outside world inputs and outputs as being primary then it seems sensible to call the flip-flop outputs SSVs (and state variables because they define the states of the state machine).

Moore and Mealy state diagram

The outputs in our FSM are seen to be dependent upon the SSVs or flip-flops internal to the FSM. If you look back to Frame 1.5 you will see that Moore FSM outputs are dependent upon the flip-flop outputs only. The output decoding logic in our P pulse example is:

$$P = s1 = A/B \text{ (see Frames 1.12 and 1.13); and}$$

$$L = /s0 = /(A/B), \text{ an active low.}$$

That is it consists of an AND gate and a NAND gate. This means that a single P pulse is a Moore FSM.

How could we make our single-pulse design into a Mealy FSM?

One way would be to make the output P depend on the FSM being in state $s1$ (A/B), but we could say that the output was to be the width of a single logic 0 of the clock pulse.

How would we modify our state diagram to do this?

Try doing this, and then turn to **Frame 1.16** to find out if you got it right.

Frame 1.16

The modified state diagram is shown in Figure 1.17 (the r signal here has been dropped so we are back to a simple one-pulse FSM). Also, $/clk$ is clk inverted.




Figure 1.17 State diagram with Mealy output P.

Notice that now the output P is only equal to logic 1 when:

- FSM is in state s1 where flip-flop outputs are A = 1 and B = 0.
- The clock signal is logic 0, as indicated by P = /clk.

Therefore, when the FSM enters state s1, the P output will be equal to logic 0 since /clk = 0 when the clock 'clk' is logic 1.

The clock will be logic 1 when the FSM enters state 1 (0 to 1 transition) the clock clk will then go to logic 0 (whilst still in state s1), and P will go to logic 1, then, when the clock clk goes back to logic 1 the FSM will move to state s2 and the flip-flop outputs will no longer be A/B so the P output will not go high again. Therefore, the P output will only be logic 1 for a single clock clk pulse in state s1 when clk = 0 at the end of the state s1.

Figure 1.18 illustrates this more clearly.




Figure 1.18 Timing diagram showing Moore and Mealy outputs.

The waveforms show both versions of P . As you can see, the Moore version raises P for the whole duration that the FSM is in state s_1 , whilst the Mealy version raises P for the time that the clock is low during state s_1 . **Note in Figure 1.18 $P = A/B \cdot \text{Clk}$ is not the same as $P = A/B \cdot \text{clk}$.**

Note the narrow pulse in the P Mealy signal during the second clk pulse. This is a glitch caused by signal delays in the A and clk signal lines. (See Chapter 4 for more on this, but for now just accept it.)

There is quite a lot going on here so you might want to re-read this frame again to fully understand it. We will be looking at the idea of using more Mealy outputs later on in this book.

It is possible to design state diagrams without Mealy outputs, using only Moore outputs. However, sometimes it is possible to reduce the size of a state diagram (less number of states) by using Mealy outputs. Examples are shown later.

Now for something a bit different.

Try producing a state diagram for an FSM that will produce a 101 pattern in response to an s input going high. Signal s must be returned low before another 101 pattern can be produced. In this example you are trying to use each state to produce the 101 pattern.

When you have attempted this task, turn to **Frame 1.17**.

Frame 1.17

The solution to this problem is to use the basic arrangement of the single-pulse state diagram and insert more states to generate the required 101 pattern (Figure 1.19).




Figure 1.19 Development of a 101 pattern generator sequence.

It will develop state by state so you can see how it is done.

Note that we must leave state s_3 on a clock pulse so that $P = 1$ for the duration of a single clock pulse only.

The final state required is to monitor for the input $s = 0$ condition.

This state should return the FSM back to state s_0 .

Complete the FSM state diagram then turn to Frame 1.18.

Frame 1.18

The completed state diagram is shown in Figure 1.20.




Figure 1.20 Complete state diagram for the 101 pattern generator.

The Boolean equation for P in this diagram is $P = s_1 + s_3$. However, we could make the P output a Mealy output that is only equal to 1 when in states s_1 and s_3 , and only if the clock pulse is equal to 1.

Then, $P = s_1 \cdot \text{clk} + s_3 \cdot \text{clk}$ since P must be high in both states s_1 and s_3 , but only when the clock input is high.

Try writing an account of how this FSM works in your own words. If you get stuck, just re-read Frames 1.16 and 1.17 again to refresh your memory.

Now try modifying the state diagram to make it produce a 101 sequence of clock pulses (in the same manner as shown in Frames 1.17 and 1.18).

Also, arrange for the P output pulse in state s_3 to be conditional on a new input called x . If $x = 0$, the FSM should produce the output sequence 100 at P . If $x = 1$, the output sequence at P should be 101.

The reader may have noticed that the state diagram does not need to use slings. This is because slings are not really necessary with modern state diagrams. In fact, they are really only included for cosmetic reasons, to improve the readability of the design. From now on, only use slings where they improve the readability of the state diagram.

When you have done this, draw your state diagram and then turn to Frame 1.19.

Frame 1.19

Modify the state diagram to make it produce a 101 sequence of clock pulses (in the same manner as shown in Frames 1.15 and 1.16). Also, arrange for the P output pulse in state $s3$ to be conditional on a new input called x . If $x = 0$, the FSM should produce the output sequence 100 at P . If $x = 1$, the output sequence at P should be 101.

The modified state diagram is shown in Figure 1.21.




Figure 1.21 Modified state diagram with output P as a Mealy output.

In Figure 1.21, the clock is used as a qualifier in states $s1$ and $s3$ so that the output P is only logic 1 in these two states. However, state $s3$ has an additional qualifier x , so in $s3$ $P = 1$ only when in $s3$ and then only if input signal x is true in $s3$.

Then in state s_3 , the output P will only obtain a clock pulse if the x input happens to be logic 1.

You can see that if $x = 0$ then, when the input s is raised to logic 1, the FSM will produce the sequence 100 at output P . Therefore, $P = s_1 + s_3 \cdot x$. If $x = 1$ then, when s is raised to logic 1, the FSM will produce a 101 sequence at the output P .

This FSM is an example of a Mealy FSM since the output P is a function of both the state and the inputs clock and x , i.e. both clock and x are fed forward to the output decoding logic.

The reader could easily modify the FSM so that the 100 sequence at P was produced if $x = 1$, and the 101 sequence produced if $x = 0$. Therefore, now:

- Produce the Boolean equation for P in state s_3 that would satisfy this requirement.
- Then assign a unit distance code to the state diagram; see Frames 1.12 and 1.13.
- Finally, when you have done that, try producing a timing diagram of the modified FSM.

When you've finished, turn to **Frame 1.20**.

Frame 1.20

Produce the Boolean equation for P in state s_3 that would satisfy this requirement.

The Boolean equation for P which will produce a 101 sequence when $x = 0$ is:

$$P = s_3 \cdot /x.$$

Note you do not need to indicate the clk , as it is assumed. Also note that in this case qualifying with NOT x ($/x$), rather than with x , as in Figure 1.22.




Figure 1.22 State diagram with Mealy P output in s_3 .

It is very likely that you came up with a different set of values for the secondary state assignments to those obtained. This is fine since there is no real preferred set of assignments, apart from trying to obtain a unit distance coding (ABC values not shown at this stage).

Try re-drawing the state diagram with the dummy state and modified coding.

Note: care should be taken where you place the dummy state. If you added a dummy state between states s_1 and s_2 , for example, it would alter the P output sequence so that, instead of producing, say, 101, the sequence 1001 would be produced.


A safe place to add a dummy state would be between states s_3 and s_4 , or between states s_4 and s_0 since they are outside the ‘critical P ’ sequence generating in this part of the state diagram.

Turn to **Frame 1.21** for the timing waveform diagram solution.

Frame 1.21 The Timing Waveform Diagram Solution

The solution is, of course, based on the secondary state assignments used, so your solution could well be different if you have used a different SSV pattern.

In this solution (Figure 1.23), the author has deliberately arranged for the x input to change to logic 0 inside of the clock pulse equal to 1 in state s_3 just to illustrate the effect that this would have on the output P . You can see that the output pulse on P is not a full clock high period.



Note that P does not become logic 1 until $x = 0$ in state s_3 , and that P goes to logic 0 when FSM leaves state s_3 , even though x is still logic 0.

Figure 1.23 Timing diagram showing the effect of input x on output P .

This is a very realistic event since the outside world input x (and, indeed, any outside world input) can occur at any time.

Turn to **Frame 1.22**.

Frame 1.22

At this point in the course we have covered the basics of what an FSM is and how a state diagram can be developed for a particular FSM design.

The reader has also seen how the outputs of the FSM depend upon the SSVs (these are covered in Chapter 3).

The SSVs can be arbitrarily assigned, but that following a unit distance code is good practice.

The reader has looked at a number of simple designs and seen how a Mealy or Moore FSM can be realized in the way in which the output equations are formed.

We have not yet seen how the state diagram can be realized as a circuit made up of logic gates and flip-flops, but this part of the development process is very much a mechanized activity which is covered in detail in Chapter 3.

The next section looks at a number of FSM designs in an attempt to give you some feel for the design of state diagrams for FSMs. The pace will be a little quicker as I will assume that you have understood the previous work.

You may like to take a well-earned break at this point!

For more details, see Minns (1995).

