

Scaling and Challenge of Si-Based CMOS: Past, Present, and Future

Shiromani Balmukund Rahi¹ and Young Suh Song^{2*}

¹University School of Information and Communication Technology,
Gautam Buddha University, Greater Noida, Uttar Pradesh, India

²Department of Computer Science, Korea Military Academy,
Seoul, Republic of Korea

Abstract

The evolution of silicon-based Complementary Metal-Oxide-Semiconductor (CMOS) technology has been essential in shaping modern semiconductor electronics. The steady scaling of transistors has contributed significantly to this evolution, and the steady development of transistors has enabled the development of high-performance semiconductor chips. In this chapter, we explore the historical scaling advancements in CMOS technology, highlighting the challenges faced in the past and present. Past challenges encompass issues such as short-channel effects and leakage currents, whereas current challenges revolve around power dissipation and quantum effects at nanoscale dimensions. This chapter also discusses potential future innovations, including novel materials, device architectures, and computing paradigms. By addressing these challenges and embracing new technologies, Si-based CMOS has been poised to continue its transformative journey in the semiconductor industry. Even though there are still a couple of issues to be overcome, it seems that CMOS technology is able to continue improving, with the help of material development and fabrication-equipment development. This chapter has been written to understand the basic principles of semiconductors and the demands for improving scaling and subthreshold swing, which are essential for designing FeFETs.

Keywords: Quantum computing, digital twins, technological development, semiconductor industry, semiconductor

*Corresponding author: songyeongseo84@gmail.com

Balwinder Raj, Shiromani Balmukund Rahi and Nandakishor Yadav (eds.) FeFET Devices, Trends, Technology and Applications, (1–26) © 2025 Scrivener Publishing LLC

1.1 Introduction to Si-Based CMOS Technology

Silicon-based Complementary Metal-Oxide-Semiconductor (CMOS) technology is a fundamental element in modern semiconductor electronics [1]. Its core principles and ability to scale have significantly advanced the semiconductor industry, leading to unprecedented performance and integration [2]. Gaining a solid understanding of the fundamentals of Si-based CMOS is crucial for recognizing its historical significance and evolutionary trajectory [3].

CMOS technology relies on silicon as its semiconductor material, leveraging its abundance, stability, and well-understood properties to create electronic components [4]. The CMOS architecture comprises complementary pairs of Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs), specifically NMOS (N-type MOS) and PMOS (P-type MOS). These complementary transistor pairs work together to facilitate efficient switching and logic operation.

A major strength of the Si-based CMOS technology is its scalability. Engineers and researchers have continually pushed the boundaries of miniaturization by reducing transistor dimensions to enhance performance while lowering power consumption [5]. This scaling trend, often associated with Moore's law, has resulted in an exponential growth in transistor density per unit area and improved computational capabilities in electronic devices.

The evolution of Si-based CMOS technology has seen successive generations marked by advancements in fabrication techniques, material innovation, and architectural improvements. From the early days of planar CMOS technology to the development of FinFETs and beyond, the industry has adapted to meet the demands for faster, smaller, and more energy-efficient devices.

Furthermore, Si-based CMOS technology has widespread application in various electronic devices such as microprocessors, memory chips, sensors, and integrated circuits used in communication and computing systems [6–8]. Its versatility and scalability have been instrumental in driving the digital revolution and fostering innovations in areas such as artificial intelligence, the Internet of Things (IoT), and mobile computing.

1.2 Basic Concept of Transistor Scaling

Transistor scaling is a fundamental concept in semiconductor technology, which involves reducing the size of transistors while improving their performance and energy efficiency [9, 10]. This concept is essential for meeting the demands of modern electronic devices that require smaller, faster, and more power-efficient components.

At its core, transistor scaling refers to shrinking the dimensions of transistors, such as the gate length and channel width, to enhance their switching speed and reduce power consumption [11, 12]. The basic idea behind scaling is to pack more transistors onto a semiconductor chip, thereby increasing its computational power and functionality.

One of the key metrics used to quantify transistor scaling is feature size, typically measured in nanometers (nm). As technology advances, feature sizes decrease, allowing more transistors to be integrated into smaller areas [13–18]. This trend, often described by Moore's law, has driven rapid advancements in semiconductor technology over the past few decades. Specifically, as the transistor size decreases, the time constant (T_d) of the transistor can also be decreased (Equations 1.1–1.5). Equations 1.1–1.5 and Figure 1.1 can explain the earlier sentence (I_D , C , V , W , L , and μ represent the drain current, capacitance, voltage applied to MOSFET (V_{DS}), width of MOSFET, length of MOSFE, and electron mobility, respectively).

$$I_D = \frac{C\Delta V}{\Delta t} \quad (1.1)$$

$$T_d = \Delta t = \frac{C\Delta V}{I_D} \quad (1.2)$$

when $V_G - V_T = V_{DD}$,

$$C = C_o * W * L \quad (1.3)$$

$$I_D = \frac{\mu W C_o V_{DD}^2}{2L} \quad (1.4)$$




Figure 1.1 Illustration shows the example-circuit for explaining the importance of scaling.

$$T_d = \frac{2L^2}{\mu V_{DD}} \quad (1.5)$$

As shown in Equation 1.5, the length (L) of the transistor decreases and the time constant (T_d) decreases [19–27]. It is important to note that the time constant decreases ‘quadratically’ as the transistor length decreases. This implies that when the length of the transistor becomes half ($1/2$), the time constant can be 0.25 times smaller, and therefore the frequency can become four times larger. This implies that the transistor can operate four times faster than before (for example, from 1 GHz to 4 GHz) [28–35].

Transistor scaling provides several advantages for electronic devices. First, smaller transistors have shorter gate lengths, which reduce the time required for signals to propagate through the transistor, leading to faster switching speeds [36–42]. This speed improvement is crucial for high-performance applications, such as microprocessors and memory chips.

Second, scaled transistors typically consume less power during their operation [13–16]. This is due to the reduced leakage currents and improved control over the flow of electrons through the transistor channels [13–15]. Lower power consumption is desirable for extending the battery life in portable devices and reducing the overall energy consumption in large-scale computing systems. However, transistor scaling also poses challenges as the dimensions reach nanoscale. Issues such as leakage currents, short-channel effects, and variability have become more prominent, requiring innovative solutions in transistor design, materials, and fabrication processes [43–49].

In the above paragraph, I explained the importance of scaling by showing the improvement in the speed of the transistor (frequency) and low power consumption [50–56]. However, the recent research shows that it is difficult to improve ‘the speed of transistor.’ The reason for this can include several self-heating effects in transistors, the generation time of electrons and holes, and power consumption issues [16–18]. Therefore, it seems that many semiconductor companies have recently fabricated multi-core CPU [57–64].

1.3 Past Challenges in Scaling Si-Based CMOS

The scaling of silicon-based Complementary Metal-Oxide-Semiconductor (CMOS) technology has been a remarkable journey, filled with achievements and challenges that must be overcome [65–72]. As engineers and researchers have pushed the limits of miniaturization to improve the performance and integration density, several significant challenges have emerged in the past [73–79].

One of the primary challenges in scaling the Si-based CMOS technology is the onset of short-channel effects. As the transistor dimensions were scaled down, the channel length of MOSFETs became shorter, leading to increased leakage currents and reduced control over the transistor’s behavior [80–87]. Short-channel effects limit the performance gains achieved through scaling and require innovative solutions for transistor design and material engineering [19–21].

Another notable challenge is the escalation of power consumption and heat dissipation as transistors become smaller and more densely packed on semiconductor chips [22–26]. This increase in power density poses thermal management challenges, affecting device reliability and overall system performance [27, 28]. Engineers have to develop new thermal management techniques and materials to effectively address these issues [29–34].

Furthermore, as feature sizes approach the nanoscale, variability in transistor characteristics has become a significant concern [35–42]. Process variations during fabrication, inherent material fluctuations, and random dopant fluctuations lead to variations in the transistor performance across a chip and between manufacturing batches [43–47]. Managing and mitigating these variability challenges require advanced modeling, process control, and statistical techniques [48–57].

For further understanding, Figure 1.2 and Equations 1.6–1.9 can be used to explain the effect of scaling on the threshold voltage. As the channel length (L) decreases because of scaling, the threshold voltage usually




Figure 1.2 Schematic illustration describes the effect of scaling on decrease of threshold voltage.

increases. This phenomenon is often called ‘threshold voltage roll-off’ [88–93]. In Equations 1.6–1.9, V_T , V_{FB} , Q_d , and C_{ox} represent threshold voltage, flat-band voltage, depletion charge, and oxide-capacitance.

$$V_T = V_{FB} + 2\phi_F - \frac{Q'_d}{C_{ox}} \quad (1.6)$$

$$Q'_d L = Q_d \frac{L + L'}{2} \quad (1.7)$$

$$(x_j + x_D)^2 = (x_j + w_s)^2 + x_D^2 \quad (1.8)$$

$$V_T = V_{FB} + 2\phi_F - \frac{Q_d}{C_{ox}} \left[1 - \left(\frac{x_j}{L} \right) (\sqrt{1 + 2x_D / x_j} - 1) \right] \quad (1.9)$$

Equations 1.6–1.9 explains the decrease of threshold voltage, according to ‘charge-sharing model.’ According to the charge sharing model, as the channel length decreases, the depletion charges on the source and drain sides are shared [94–99]. Namely, under a long-channel device, it is possible to neglect the depletion region because of the source and drain; however, under a short-channel device, ‘the depletion region because of the source and drain’ cannot be neglected. Therefore, in short-channel devices, the threshold voltage decreases (Equation 1.9) and the off current (I_{off})

increases. Therefore, short-channel devices consume a significant amount of power [100–106].

Moreover, achieving manufacturability and yield at smaller technology nodes is a challenge. The fabrication of complex integrated circuits with billions of transistors requires highly precise and reliable manufacturing processes. Defects, lithography limitations, and yield issues have become more pronounced as feature sizes decrease, necessitating continuous advancements in manufacturing technology and process optimization [107–112].

Despite these challenges, the semiconductor industry has successfully navigated past hurdles in scaling the Si-based CMOS technology. Innovative solutions such as new transistor architectures (e.g., FinFETs), advanced materials (e.g., high-k dielectrics), process enhancements, and design optimizations play pivotal roles in overcoming past scaling challenges and enabling continued progress in semiconductor technology [113–120].

1.4 Present Challenges and Limitations of Si-Based CMOS

Despite significant advancements in silicon-based Complementary Metal-Oxide-Semiconductor (CMOS) technology over time, there are various challenges and limitations in the current landscape, especially as transistor sizes continue to decrease recently (under 20 nm) and new performance requirements have emerged [121–126].

A primary present challenge for Si-based CMOS technology relates to managing power dissipation and heat. Shrinking transistors and their denser integration on semiconductor chips lead to increased power density and elevated heat generation. This rise in power dissipation not only affects device reliability but also calls for effective thermal management solutions to prevent overheating and maintain optimal operational performance [127–132].

Furthermore, as transistor dimensions approach the atomic scale (under 20 nm), quantum effects become more prominent, presenting significant hurdles for Si-based CMOS devices. Quantum phenomena, such as tunneling, limitations in carrier mobility, and confinement effects, can negatively impact transistor behavior, resulting in performance decline and heightened variability. Tackling these quantum-related challenges requires innovative device designs, novel materials, and advanced fabrication techniques [133–138].

In addition, further scaling in Si-based CMOS technology encounters limitations due to physical constraints. The conventional planar transistor structure reaches its scaling thresholds, leading to issues such as short-channel effects, gate leakage, and subthreshold currents. These limitations impede the continuous reduction of transistor dimensions without compromising the functionality or reliability [139–141].

Another critical limitation is the growing complexity of manufacturing processes at advanced technology nodes. Smaller feature sizes and intricate device structures pose challenges, such as process variability, higher defect density, and the need for enhanced yield optimization. Overcoming these manufacturing hurdles requires substantial investments in research, development, and production technologies [142–145].

1.5 Representative Methods for Scaling MOSFET

Three scaling methods are widely accepted for scaling technologies (Figure 1.3). Constant voltage (CV) scaling, quasi-constant voltage (QCV) scaling, and constant electric field (CE) scaling are representative scaling methods [146, 147]. Each has its own strengths and weaknesses, and their characteristics are shown in Tables 1.1 and 1.2. It is worth noting that CE, CV, and QCV scaling methods have their own strengths and weaknesses (Table 1.2).




Figure 1.3 Representative methods for MOSFET scaling.

Table 1.1 Explanation of three scaling methods.

Type	Description
CV scaling	Constant voltage scaling is a strategy in which the supply voltage (V_{dd}) is decreased in proportion to the reduction in the transistor feature size. This method aids in lowering the power consumption because the power dissipation in CMOS circuits is directly proportional to the square of the supply voltage. Decreasing the voltage reduces the dynamic power consumption. However, lowering the supply voltage also presents challenges such as heightened sensitivity to process variations and diminished noise margins. Techniques such as adaptive voltage scaling (AVS) and dynamic voltage and frequency scaling (DVFS) are utilized to dynamically adjust the supply voltage based on workload demands, while ensuring performance and energy efficiency.
QCV scaling	Quasi-constant-voltage scaling is a variant of constant-voltage scaling, where the supply voltage is decreased at a slower rate compared to the reduction in feature sizes. This method helps balance the trade-off between power consumption and performance degradation. This allows for some level of voltage scaling, while maintaining acceptable performance levels. Quasi-constant voltage scaling techniques aim to alleviate the impact of reduced voltage on circuit performance by optimizing the circuit design, enhancing transistor characteristics, and employing adaptive control mechanisms.
CE scaling	Constant electric-field scaling is an approach that aims to maintain a constant electric field across the gate oxides of transistors as their dimensions are scaled down. The electric field across the gate oxide influences transistor behavior, including the threshold voltage and subthreshold slope. By preserving a constant electric-field, transistor performance can be maintained or even enhanced despite scaling. This technique requires adjustments to the gate oxide thickness, doping profiles, and device geometries to achieve the desired electric field characteristics while scaling down the transistor dimensions.

Table 1.2 Comparison between three scaling methods.

	CE	CV	QCV
Linear dimension	$1/\lambda$	$1/\lambda$	$1/\lambda$
Potential	$1/\lambda$	1	$1/\lambda^{0.5}$
Electric field	1	λ	$\lambda^{0.5}$
Current	$1/\lambda$	λ	1
Power density	1	λ^3	$\lambda^{0.5}$
Capacitance	$1/\lambda$	$1/\lambda$	$1/\lambda$
Impurity concentration	λ	λ	Λ
Gate delay	$1/\lambda$	$1/\lambda^2$	$1/\lambda^{1.5}$

1.6 Future Prospects and Innovations in Si-Based CMOS Technology

Several technologies have contributed to potential future advancements and innovations in the Si-based CMOS technology. As these technologies progress simultaneously, the Si-based CMOS technology can continue to evolve and innovate. The key technologies used are summarized in Table 1.3.

1.7 Navigating the Evolution of Si-Based CMOS Technology

The progression of silicon-based Complementary Metal-Oxide-Semiconductor (CMOS) technology has been a dynamic journey characterized by notable advancements and transformative innovations. As we explore the historical, current, and future aspects of Si-based CMOS technology, several fundamental insights have emerged that influence its ongoing development.

Si-based CMOS technology has served as a fundamental pillar in modern semiconductor electronics, driving exceptional levels of performance, integration density, and energy efficiency. The persistent focus on scalability and innovation has propelled the semiconductor industry, facilitating the creation of robust computing systems, communication devices, and sensor technologies.

Table 1.3 Possible methods to realize further scaling in the future.

Categories	Explanation
Novel Materials	The incorporation of new semiconductor materials holds significant promise for overcoming the limitations of Si-based CMOS technology. Materials such as high-k dielectrics can enhance charge transport properties, power consumption, and overall performance.
Negative Capacitance (NC)	Achieving negative capacitance through continuous deposition of extremely thin films is a groundbreaking approach. When applied to gate dielectric materials, this technology enables devices to operate at significantly lower gate voltages, leading to a substantial reduction in the power consumption. Further elaboration on this topic can be found in subsequent chapters of this book.
3D Integration	Advancements in 3D chip design and integration techniques have enabled the integration of more transistors into smaller spaces. Implementing structures such as FinFETs within 3D transistor designs can lower the power consumption and boost the performance.
Quantum Computing	Quantum computing technologies offer a complementary approach to the traditional CMOS technology. Quantum computing demonstrates a superior performance for specific computational tasks, making it an attractive alternative for future high-speed computing requirements.
2D Materials	Innovations in nanodevices and the use of 2D materials, such as graphene and transition metal dichalcogenides, can revolutionize CMOS technology. These materials exhibit exceptional electronic properties in confined spaces, paving the way for future advancements in CMOS technology.
Energy-Efficient Design	Emphasizing energy efficiency in circuit and algorithm designs is crucial for the future of the CMOS technology. Energy-efficient designs play a pivotal role across various sectors, from mobile devices to datacenters.

Nevertheless, this journey encountered a number of challenges. Previous obstacles in scaling Si-based CMOS, such as short-channel effects and power dissipation, have demanded inventive solutions and advancements in materials. Current challenges, including quantum effects and physical constraints, require interdisciplinary approaches and innovative technologies to be surmounted.

In the future, the Si-based CMOS technology holds substantial promise and potential. Emerging technologies, such as negative capacitance materials, 3D integration, quantum computing, and nanodevices, present new avenues for further innovation and enhanced performance. When combined with energy-efficient designs and materials, these technologies can reshape the landscape of CMOS technology and facilitate groundbreaking applications in diverse industries.

Successfully navigating the evolution of Si-based CMOS technology requires a strategic mindset that fosters collaboration, extensive research, and continuous development. It is crucial to address technical hurdles while also considering broader implications such as environmental sustainability and societal impacts.

In summary, Si-based CMOS technology is poised to continuously advance, driving technological progress, economic prosperity, and societal advantages. By remaining at the forefront of innovation and embracing emerging technologies, we can navigate the evolving realm of CMOS technology and unlock new opportunities in the future.

1.8 The Future of Transistors: 2D FET

The future of transistors lies in the 2D Field-Effect Transistor (FET) technology, which represents a significant and remarkable paradigm shift in semiconductor design. This paradigm shift from silicon technology to 2D materials would enable more scaling because 2D materials are known to have few dangling bonds [Figure 1.4]. Unlike traditional transistors made from bulk materials, such as silicon, 2D FETs are constructed using atomically thin materials, such as graphene, transition metal dichalcogenides (TMDs), and black phosphorus. Graphene is known for its excellent electrical and thermal conductivity, and it could act as semi-metal [Figure 1.4]. In contrast, hexagonal boron nitride (h-BN) and MoS_2 act as insulators and semiconductors, respectively. 2D materials include semi-metallic 2D materials, semiconductor 2D materials, and insulator 2D materials.

First, semi-metallic 2D materials possess characteristics similar to those of metals and semiconductors. For example, graphene, a widely recognized




Figure 1.4 Example of 2D materials: Graphene (semi-metal, hexagonal boron nitride (h-BN)), and MoS₂ (semiconductor). The characteristics of 2D materials could depend on fabrication method, fabrication-temperature, and their width (W).

semi-metallic material, demonstrates this duality. In graphene, the conduction and valence bands intersect at a singular point called the Dirac point, which results in distinctive electronic properties. Because of its semi-metallic attributes, graphene displays notable electrical conductivity and remarkable mechanical strength, rendering it applicable across a spectrum of fields, including electronics, photonics, and materials science.

Second, semiconductor 2D materials, on the other hand, feature a band-gap between their valence and conduction bands, facilitating semiconducting behavior. Transition metal dichalcogenides (TMDs) are notable examples of semiconductor 2D materials. Unlike graphene, TMDs possess a finite bandgap, which allows for precise control over the electron flow, thus enabling the development of electronic and optoelectronic devices. Semiconductor 2D materials are instrumental in the fabrication of transistors, light-emitting diodes (LEDs), and photovoltaic devices.

Finally, insulating 2D materials are distinguished by their wide band-gap, which impedes the flow of electrons under normal circumstances. Hexagonal boron nitride (h-BN) is one of the most recognized insulator 2D materials. H-BN exhibits excellent insulating properties, high thermal stability, and chemical inertness, rendering it a promising candidate for encapsulating other 2D materials and safeguarding against their degradation. Insulator 2D materials play a vital role in device manufacturing by furnishing dielectric layers to isolate the electronic components and mitigate leakage currents.

One of the key advantages of 2D FETs is their atomic-scale thickness, which allows precise control over the flow of electrons. This enables better

electrostatic control and reduces leakage current, leading to improved transistor performance. Additionally, the unique electronic properties of 2D materials, such as their high carrier mobility and tunable bandgaps, make them highly attractive for transistor applications. However, there are some challenges. For example, black phosphorous is unstable. It would be much better if future engineering could enable more stable black phosphorous.

Furthermore, 2D FETs offer potential for device miniaturization beyond the limits of traditional silicon-based transistors. Their ultrathin nature allows the fabrication of densely packed transistor arrays, paving the way for higher transistor densities and more powerful integrated circuits.

Another area of interest is the potential for novel functionalities in 2D FETs. Researchers are exploring phenomena such as quantum tunneling and spintronics in these devices that could enable new types of logic operations and information processing.

Overall, 2D FETs hold great promise for advancing transistor technology and driving innovation in various fields, including computing and telecommunications. As research in this area continues, we expect to see further improvements in transistor performance, energy efficiency, and device functionality, ushering in a new era of electronics.

1.9 Conclusion

Overall, although there have been some challenges in achieving continuous scaling of CMOS transistors, it seems that several emerging techniques that adopt new materials could further enable more scaling. Engineers should select the proper scaling method or a new scaling method to effectively design next-generation transistors. By suppressing several short-channel effects using emerging technologies, it seems like it is possible to design and fabricate more scaled CMOS transistors for integrated semiconductor chips.

Acknowledgment

In this chapter, the knowledge in previous research has been widely utilized, and the source of information is listed in a reference format (e.g., [1], [2], ...). The author would like to sincerely thank the authors who have made their sincere efforts to publish many articles and research related to this chapter.

References

1. Hoentschel, J. and Wei, A., From the present to the future: Scaling of planar VLSI-CMOS devices towards 3D-FinFETs and beyond 10nm CMOS technologies; manufacturing challenges and future technology concepts. *2015 China Semiconductor Technology International Conference*, Shanghai, China, pp. 1–4, 2015, doi: 10.1109/CSTIC.2015.7153333.
2. Shahidi, G.G., Chip Power Scaling in Recent CMOS Technology Nodes. *IEEE Access*, 7, 851–856, 2019, doi: 10.1109/ACCESS.2018.2885895.
3. Bohr, M.T. and Young, I.A., CMOS Scaling Trends and Beyond. *IEEE Micro*, 37, 6, 20–29, November/December 2017, doi: 10.1109/MM.2017.4241347.
4. Prakash, A. and Jain, P., Optimization of Leakage Power Dissipation in CMOS Inverter using Self biased and W/L Scaling Techniques. *2023 2nd International Conference on Futuristic Technologies (INCOFT)*, Belagavi, Karnataka, India, pp. 1–5, 2023, doi: 10.1109/INCOFT60753.2023.
5. Chiang, T.K., A Short-Channel-Effect-Degraded Noise Margin Model for Junctionless Double-Gate MOSFET Working on Subthreshold CMOS Logic Gates. *IEEE Trans. Electron Devices*, 63, 8, 3354–3359, Aug. 2016, doi: 10.1109/TED.2016.2581826.
6. Chang, V.S., Enabling Multiple-V_t Device Scaling for CMOS Technology beyond 7nm Node. *2020 IEEE Symposium on VLSI Technology*, Honolulu, HI, USA, pp. 1–2, 2020, doi: 10.1109/VLSITechnology18217.2020.9265050.
7. Tanaka, M. and Omura, I., Scaling rule for very shallow trench IGBT toward CMOS process compatibility. *2012 24th International Symposium on Power Semiconductor Devices and ICs*, Bruges, Belgium, pp. 177–180, 2012, doi: 10.1109/ISPSD.2012.6229052.
8. Kerber, A., Cimino, S., Guarin, F., Nigam, T., Assessing device reliability margin in scaled CMOS technologies using ring oscillator circuits. *2017 IEEE Electron Devices Technology and Manufacturing Conference (EDTM)*, Toyama, Japan, pp. 28–30, 2017, doi: 10.1109/EDTM.2017.7947495.
9. Carusone, A.C., Yasotharan, H., Kao, T., CMOS Technology Scaling Considerations for Multi-Gbps Optical Receivers With Integrated Photodetectors. *IEEE J. Solid-State Circuits*, 46, 8, 1832–1842, Aug. 2011, doi: 10.1109/JSSC.2011.2157254.
10. Chung, C.-C., Su, W.-S., Lo, XXXC.-K., A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling. *IEEE Trans. Very Large Scale Integr. VLSI Syst.*, 24, 1, 408–412, Jan. 2016, doi: 10.1109/TVLSI.2015.2407370.
11. Venkatesan, S., A Wafer Scale Hybrid Integration Platform for Co-packaged Photonics using a CMOS based Optical Interposer™. *2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, Honolulu, HI, USA, pp. 381–382, 2022.
12. Niitsu, K., Analysis and Techniques for Mitigating Interference From Power/Signal Lines and to SRAM Circuits in CMOS Inductive-Coupling Link for

- Low-Power 3-D System Integration. *IEEE Trans. Very Large Scale Integr. VLSI Syst.*, 19, 10, 1902–1907, Oct. 2011, doi: 10.1109/TVLSI.2010.2056711.
13. Rathore, S., Self-Heating Aware Threshold Voltage Modulation Conforming to Process and Ambient Temperature Variation for Reliable Nanosheet FET. *2023 IEEE International Reliability Physics Symposium (IRPS)*, Monterey, CA, USA, pp. 1–5, 2023, doi: 10.1109/IRPS48203.2023.10117918.
 14. Tayal, S., Incorporating Bottom-Up Approach Into Device/Circuit Co-Design for SRAM-Based Cache Memory Applications in. *IEEE Trans. Electron Devices*, 69, 11, 6127–6132, Nov. 2022, doi: 10.1109/TED.2022.3210070.
 15. Song, Y.S., Kim, J.H., Kim, G., Kim, H.-M., Kim, S., Park, XXXB.-G., Improvement in Self-Heating Characteristic by Incorporating Hetero-Gate-Dielectric in Gate-All-Around MOSFETs. *IEEE J. Electron Devices Soc.*, 9, 36–41, 2021, doi: 10.1109/JEDS.2020.3038391.
 16. Greenwood, B., Gate oxide yield improvement for 0.18 μ m power semiconductor devices with deep trenches: DP: Discrete and power devices. *2017 28th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)*, Saratoga Springs, NY, USA, pp. 346–351, 2017, doi: 10.1109/ASMC.2017.7969258.
 17. Song, Y.S., Kim, S., Kim, J.H., Kim, G., Lee, J.-H., Choi, W.Y., Enhancement of Thermal Characteristics and On-Current in GAA MOSFET by Utilizing Al₂O₃-Based Dual- κ Spacer Structure. *IEEE Trans. Electron Devices*, 70, 1, 343–348, Jan. 2023, doi: 10.1109/TED.2022.3223321.
 18. Jaisawal, R.K., Self-Heating and Interface Traps Assisted Early Aging Revelation and Reliability Analysis of Negative Capacitance FinFET. *2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)*, Seoul, Korea, Republic of, pp. 1–3, 2023, doi: 10.1109/EDTM55494.2023.10103127.
 19. Adly, F., Yoo, P.D., Muhaidat, S., Al-Hammadi, Y., Lee, U., Ismail, M., Randomized General Regression Network for Identification of Defect Patterns in Semiconductor Wafer Maps. *IEEE Trans. Semicond. Manuf.*, 28, 2, 145–152, May 2015, doi: 10.1109/TSM.2015.2405252.
 20. Kang, S.J., Kim, J.H., Song, Y.S., Go, S., Kim, S., Investigation of Self-Heating Effects in Vertically Stacked GAA MOSFET With Wrap-Around Contact. *IEEE Trans. Electron Devices*, 69, 3, 910–914, March 2022, doi: 10.1109/TED.2022.3140283.
 21. Song, Y.S., Tayal, S., Rahi, S.B., Kim, J.H., Upadhyay, A.K., Park, XXXB.-G., Thermal-Aware IC Chip Design by Combining High Thermal Conductivity Materials and GAA MOSFET. *2022 5th International Conference on Circuits, Systems and Simulation (ICCSS)*, Nanjing, China, pp. 135–140, 2022, doi: 10.1109/ICCSS55260.2022.
 22. Chang, C.W., Liu, S.E., Lin, B.L., Chiu, C.C., Lee, Y.-H., Wu, K., Thermal behavior of self-heating effect in FinFET devices acting on back-end interconnects. *2015 IEEE International Reliability Physics Symposium*, Monterey, CA, USA, pp. 2F.6.1–2F.6.5, 2015, doi: 10.1109/IRPS.2015.7112696.

23. Lee, S.-W., Jeon, P.J., Choi, K., Min, S.-W., Kwon, H., Im, S., Analysis of Self-Heating Effect on Short Channel Amorphous InGaZnO Thin-Film Transistors. *IEEE Electron Device Lett.*, 36, 5, 472–474, May 2015, doi: 10.1109/LED.2015.2411742.
24. Kumar, N., Kaushik, P.K., Gupta, A., Singh, P., Self-Heating Effects (SHEs) in Gate-All-Around FETs with Horizontally Stacked Multiple Junctionless Nanowires. *2022 IEEE Delhi Section Conference (DELCON)*, New Delhi, India, pp. 1–4, 2022, doi: 10.1109/DELCON54057.2022.9753115.
25. Qian, C., Investigation of self-heating effect in SOI tunnel field-effect transistor. *2015 IEEE 11th International Conference on ASIC (ASICON)*, Chengdu, China, pp. 1–4, 2015, doi: 10.1109/ASICON.2015.7517159.
26. Aoki, H., Sakairi, H., Kuroda, N., Nakamura, Y., Chikamatsu, K., Nakahara, K., AlGaIn/GaN MIS HEMT Modeling of Frequency Dispersion and Self-Heating Effects. *2018 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT)*, Melbourne, VIC, Australia, pp. 1–3, 2018, doi: 10.1109/RFIT.2018.8524087.
27. Su, Y., Lai, J., Sun, L., Investigation of Self-Heating Effects in Vacuum Gate Dielectric Gate-all-Around Vertically Stacked Silicon Nanowire Field Effect Transistors. *IEEE Trans. Electron Devices*, 67, 10, 4085–4091, Oct. 2020, doi: 10.1109/TED.2020.3017452.
28. Xu, C., Guo, X., Jiang, H., Zhang, Z., Liu, S., Modeling and simulation of self-heating effect with temperature difference air flow sensor. *2014 15th International Conference on Electronic Packaging Technology*, Chengdu, China, pp. 655–659, 2014, doi: 10.1109/ICEPT.2014.6922740.
29. Kumar, N., Ashok Bhinge, K., Gupta, A., Singh, P., Electro-Thermal Properties and Self-Heating Effect in Multi-Nanosheet FETs: Junctionless Mode Versus Inversion Mode. *2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)*, Seoul, Korea, Republic of, pp. 1–3, 2023, doi: 10.1109/EDTM55494.2023.10103095.
30. Wu, Q., Xu, Y., Wang, Z., Xia, L., Yan, B., Xu, R., Implementation of self-heating and trapping effects in surface potential model of AlGaIn/GaN HEMTs. *2017 IEEE MTT-S International Microwave Symposium (IMS)*, Honolulu, HI, USA, pp. 236–239, 2017, doi: 10.1109/MWSYM.2017.8059084.
31. Liu, L., Lu, Y., Guo, J., Coupled Electro-Thermal Simulation for Self-Heating Effects in Graphene Transistors. *IEEE Trans. Electron Devices*, 60, 8, 2598–2603, Aug. 2013, doi: 10.1109/TED.2013.2268458.
32. Jiang, H., Liu, X., Xu, N., He, Y., Du, G., Zhang, X., Investigation of Self-Heating Effect on Hot Carrier Degradation in Multiple-Fin SOI FinFETs. *IEEE Electron Device Lett.*, 36, 12, 1258–1260, Dec. 2015, doi: 10.1109/LED.2015.2487045.
33. Liao, M.-H., Hsieh, C.-P., Lee, XXXC.-C., Systematic Investigation of Self-Heating Effect on CMOS Logic Transistors From 20 to 5 nm Technology Nodes by Experimental Thermoelectric Measurements and Finite Element

- Modeling. *IEEE Trans. Electron Devices*, 64, 2, 646–648, Feb. 2017, doi: 10.1109/TED.2016.2642404.
34. Park, C. and Yun, I., Degradation of Off-Phase Leakage Current of FinFETs and Gate-All-Around FETs Induced by the Self-Heating Effect in the High-Frequency Operation Regime. *IEEE Trans. Nanotechnol.*, 19, 308–314, 2020, doi: 10.1109/TNANO.2020.2986540.
 35. Alias, N.E., Hassan, R., Johari, Z., Statistical variability in n-channel SOI FinFET in the presence of random discrete dopant. *2016 IEEE International Conference on Semiconductor Electronics (ICSE)*, Kuala Lumpur, Malaysia, pp. 232–235, 2016, doi: 10.1109/SMELEC.2016.7573634.
 36. Hirai, T. and Kano, M., Adaptive Virtual Metrology Design for Semiconductor Dry Etching Process Through Locally Weighted Partial Least Squares. *IEEE Trans. Semicond. Manuf.*, 28, 2, 137–144, May 2015, doi: 10.1109/TSM.2015.2409299.
 37. Tsunomura, T., Nishida, A., Hiramoto, T., Effect of Channel Dopant Profile on Difference in Threshold Voltage Variability Between NFETs and PFETs. *IEEE Trans. Electron Devices*, 58, 2, 364–369, Feb. 2011, doi: 10.1109/TED.2010.2091452.
 38. Race, S., Ziemann, T., Kovacevic-Badstuebner, I., Stark, R., Tiwari, S., Grossner, U., Design for Reliability of SiC Multichip Power Modules: The Effect of Variability. *2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Nagoya, Japan, pp. 399–402, 2021, doi: 10.23919/ISPSD506666.2021.9452198.
 39. Magnone, P., Impact of Hot Carriers on nMOSFET Variability in 45- and 65-nm CMOS Technologies. *IEEE Trans. Electron Devices*, 58, 8, 2347–2353, Aug. 2011, doi: 10.1109/TED.2011.2156414.
 40. Bazizi, E.M., Impact of backplane configuration on the statistical variability in 22nm FDSOI CMOS. *2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, Washington, DC, USA, pp. 345–348, 2015, doi: 10.1109/SISPAD.2015.7292330.
 41. Hiramoto, T., Direct Measurement of Correlation Between SRAM Noise Margin and Individual Cell Transistor Variability by Using Device Matrix Array. *IEEE Trans. Electron Devices*, 58, 8, 2249–2256, Aug. 2011, doi: 10.1109/TED.2011.2138142.
 42. Martinez Brito, J.P., Lubaszewski, M., Bampi, S., Within-die and die-to-die variability on 65nm CMOS : oscillators experimental results. *2015 International Workshop on CMOS Variability (VARI)*, Salvador, Brazil, pp. 27–32, 2015, doi: 10.1109/VARI.2015.7456559.
 43. Lorenz, J., Simultaneous simulation of systematic and stochastic process variations. *2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, Yokohama, Japan, pp. 289–292, 2014, doi: 10.1109/SISPAD.2014.6931620.
 44. Yang, W.-B., Lin, Y.-Y., Lo, XXY.-L., Analysis and design considerations of static CMOS logics under process, voltage and temperature variation

- in 90nm CMOS process. *Sapporo Jpn.*, 1653–1656, 2014, doi: 10.1109/InfoSEE.2014.6946202.
45. Chen, S., Signal inpainting on graphs via total variation minimization. *2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, Florence, Italy, pp. 8267–8271, 2014, doi: 10.1109/ICASSP.2014.6855213.
 46. Baer, E., Burenkov, A., Evanschitzky, P., Lorenz, J., Simulation of process variations in FinFET transistor patterning. *2016 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, Nuremberg, Germany, pp. 299–302, 2016, doi: 10.1109/SISPAD.2016.7605206.
 47. Freijedo, J., Semião, J., Rodríguez-Andina, J.J., Vargas, F., Teixeira, I.C., Teixeira, J.P., Modeling the effect of process variations on the timing response of nanometer digital circuits. *2011 12th Latin American Test Workshop (LATW)*, Beach of Porto de Galinhas, Brazil, pp. 1–5, 2011, doi: 10.1109/LATW.2011.5985927.
 48. Butler, D. and Zhang, H., Intelligent software sensors and process prediction for glass container forming processes based on multivariate statistical process control techniques. *Proceedings of 2012 UKACC International Conference on Control*, Cardiff, UK, pp. 281–285, 2012, doi: 10.1109/CONTROL.2012.6334643.
 49. Terpák, J., Laciak, M., Kacur, J., Durdán, M., Flegner, P., Tréfa, G., The Mathematical Model for Indirect Measurement of Carbon Concentration in the Steelmaking Process and its Utilization in Process Control. *2021 22nd International Carpathian Control Conference (ICCC)*, Velké Karlovice, Czech Republic, pp. 1–4, 2021, doi: 10.1109/ICCC51557.2021.9454605.
 50. Ding, W., Xie, L., Wu, Z., PWM digital control of aeration in wastewater treatment process. *2013 25th Chinese Control and Decision Conference (CCDC)*, Guiyang, China, pp. 64–68, 2013, doi: 10.1109/CCDC.2013.6560895.
 51. Wu, S. and Zhang, R., Improved LQ Tracking Control Design for Industrial Processes Under Uncertainty: The Extended Nonminimal State Space Approach. *IEEE Trans. Syst. Man Cybern.: Syst.*, 52, 2, 1356–1360, Feb. 2022, doi: 10.1109/TSMC.2020.3014839.
 52. Abdullah, M. and Rossiter, J.A., Alternative Method for Predictive Functional Control to Handle an Integrating Process. *2018 UKACC 12th International Conference on Control (CONTROL)*, Sheffield, UK, pp. 26–31, 2018, doi: 10.1109/CONTROL.2018.8516787.
 53. Xu, X., Xie, H., Shi, J., Iterative Learning Control (ILC) Guided Reinforcement Learning Control (RLC) Scheme for Batch Processes. *2020 IEEE 9th Data Driven Control and Learning Systems Conference (DDCLS)*, Liuzhou, China, pp. 241–246, 2020, doi: 10.1109/DDCLS49620.2020.9275065.
 54. Jun, Z. and Liu, XXXG.-P., Design and implementation of networked real-time control system with image processing capability. *2014 UKACC International Conference on Control (CONTROL)*, Loughborough, UK, pp. 39–43, 2014, doi: 10.1109/CONTROL.2014.6915112.

55. Ren, J.-C., Liu, D., Wan, Y., Model-Free Adaptive Iterative Learning Control Method for the Czochralski Silicon Monocrystalline Batch Process. *IEEE Trans. Semicond. Manuf.*, 34, 3, 398–407, Aug. 2021, doi: 10.1109/TSM.2021.3074625.
56. Li, K., Wang, F., He, D., Zhang, S., A knowledge based intelligent control method for dehydration and mixing process. *2017 29th Chinese Control And Decision Conference (CCDC)*, Chongqing, China, pp. 477–482, 2017, doi: 10.1109/CCDC.2017.7978141.
57. Young, S.S., Laxman, R.T., Shubam, T., Shiromani, B.R., Arun Samuel, T.S., *Handbook of Emerging Materials for Semiconductor Industry*, Springer Nature, Singapore, 2024.
58. Bhardwaj, A., Kumar, P., Raj, B., Anand, S., Design and Performance Optimization of doping-less Vertical Nanowire TFET using Gate Stack Technique. *J. Electron. Mater. (JEMS)*, Springer, 41, 7, 4005–4013, 2022.
59. Singh, J. and Raj, B., Tunnel Current Model of Asymmetric MIM Structure Levying Various Image Forces to Analyze the Characteristics of Filamentary Memristor. *Appl. Phys. A*, Springer, 125, 3, 203.1 to 203.11, Feb 2019.
60. Goyal, C., Singh Ubhi, J., Raj, B., Low Leakage Zero Ground Noise Nanoscale Full Adder using Source Biasing Technique. *J. Nanoelectron. Optoelectronics*, American Scientific Publishers, 14, 360–370, March 2019.
61. Singh, G., Sarin, R.K., Raj, B., A Novel Robust Exclusive-OR Function Implementation in QCA Nanotechnology with Energy Dissipation Analysis. *J. Comput. Electronics*, Springer, 15, 2, 455–465, June 2016.
62. Wadhwa, G., Kamboj, P., Raj, B., Design optimisation of junctionless TFET biosensor for high sensitivity. *Adv. Nat. Sci.: Nanosci. Nanotechnol.*, 10, 045001, 7, 2019.
63. Bansal, P. and Raj, B., MEMRISTOR MODELING AND ANALYSIS FOR LINEAR DOPANT DRIFT KINETICS. *J. Nanoeng. Nanomanufacturing*, American Scientific Publishers, 6, 1–7, 2016.
64. Ashima, Vaithiyanathan, D., Raj, B., Performance Analysis of Charge Plasma induced Graded Channel Si nanotube. *J. Eng. Res. (JER)*, EMSME Special Issue, 146–154, Aug 2021.
65. Tomar, A.S., Magraiya, V.K., Raj, B., Scaling of Access and Data Transistor for High Performance DRAM Cell Design. *Quantum Matter*, 2, 412–416, Oct. 2013.
66. Jain, N. and Raj, B., Parasitic Capacitance and Resistance Model Development and Optimization of Raised Source/Drain SOI FinFET Structure for Analog Circuit Applications. *J. Nanoelectron. Optoelectronics*, ASP USA, 13, 531–539, Apr 2018.
67. Singh, S., Vishvakarma, S.K., Raj, B., Analytical Modeling of Split-Gate Junction-Less Transistor for a Biosensor Application. *Sens. Bio-sensing*, Elsevier, 18, 31–36, April 2018.
68. Gopal, M. and Raj, B., Low Power 8T SRAM Cell Design for High Stability Video Applications. *ITSI Transaction Electr. Electron. Eng.*, 1, 5, 91–97, 2013.

69. Raj, B., Mitra, J., D.K. Bihani, Rangharajan V., A.K. Saxena, Dasgupta, S., Analysis of Noise Margin, Power and Process Variation for 32 nm FinFET Based 6T SRAM Cell. *J. Comput. (JCP)*, Academic Publisher FINLAND, 5, 6, 1–8, 2010.
70. Sharma, D., Mehra, R., Raj, B., Comparative Analysis of Photovoltaic Technologies for High Efficiency Solar Cell Design. *Superlattices Microstructures*, Elsevier, 153, 106861, May 2021.
71. Kaur, P., Buttar, A.S., Raj, B., A comprehensive Analysis of Nanoscale Transistor based Biosensor: A Review. *Indian J. Pure Appl. Phys.*, 59, 304–318, April 2021.
72. Yadav, D., Raj, B., Raj, B., Design and Simulation of Low Power Microcontroller for IoT Applications. *J. Sens. Letters*, ASP, 18, 401–409, May 2020.
73. Singh, S. and Raj, B., A 2-D Analytical Surface Potential and Drain current Modeling of Double-Gate Vertical t-shaped Tunnel FET. *J. Comput. Electron.*, Springer, 19, 1154–1163, Apl 2020.
74. Singh, J. and Raj, B., An Accurate and Generic Window function for Non-linear Memristor Model. *J. Comput. Electron.*, Springer, 18, 2, 640–647, June 2019.
75. Kaur, M., Gupta, N., Kumar, S., Raj, B., Singh, A.K., Comparative RF and Crosstalk Analysis of Carbon Based Nano Interconnects. *IET Circuits Devices Syst.*, 15, 6, 493–503, Feb 2021.
76. Kandasamy, N., Ahmad, F., Ajitha, D., Raj, B., Telagam, N., Quantum Dot Cellular Automata based Scan Flip Flop and Boundary Scan Register. *IETE J. Res.*, 66, 535–548, 2020.
77. Singh, J. and Raj, B., Design and Investigation of 7T2M NVSARM with Enhanced Stability and Temperature Impact on Store/Restore Energy. *IEEE Trans. Very Large Scale Integr. Syst.*, 27, 6, 1322–1328, June 2019.
78. Bhardwaj, A.K., Gupta, S., Raj, B., Singh, A., Impact of Double Gate Geometry on the Performance of Carbon Nanotube Field Effect Transistor Structures for Low Power Digital Design. *Comput. Theor. Nanoscience*, ASP, 16, 1813–1820, 2019.
79. Jain, N. and Raj, B., Thermal Stability Analysis and Performance Exploration of Asymmetrical Dual-k underlap Spacer (ADKUS) SOI FinFET for Security and Privacy Applications. *Indian J. Pure Appl. Phys. (IJPAP)*, 57, 352–360, May 2019.
80. Jain, N. and Raj, B., Dual-k Spacer Region Variation at the Drain Side of Asymmetric SOI FinFET Structure: Performance Analysis towards the Analog/RF Design Applications. *J. Nanoelectron. Optoelectronics*, American Scientific Publishers, 14, 349–359, March 2019.
81. Singh, J., Sharma, S., Raj, B., Khosla, M., Analysis of barrier layer thickness on performance of In_{1-x}Ga_xAs based Gate Stack Cylindrical Gate Nanowire MOSFET. *JNO ASP*, 13, 1473–1477, Oct 2018.

82. Jain, N. and Raj, B., Analysis and Performance Exploration of High-k SOI FinFETs Over the Conventional Low-k SOI FinFET toward Analog/RF Design. *J. Semicond. (JoS)*, IOP Science, 39, 12, 124002–1-7, Dec 2018.
83. Goyal, C., Ubhi, J.S., Raj, B., A reliable leakage reduction technique for approximate full adder with reduced ground bounce noise. *J. Math. Probl. Engineering*, Hindawi, 2018, Article ID 3501041, 16, 15 Oct 2018.
84. Anuradha, Singh, J., Raj, B., Mamta Khosla, Design and Performance Analysis of Nano-scale Memristor-based Nonvolatile SRAM. *J. Sens. Letter*, American Scientific Publishers, 16, 798–805, Oct 2018.
85. Wadhwa, G. and Raj, B., Parametric Variation Analysis of Charge-Plasma-based Dielectric Modulated JLTFFET for Biosensor Application. *IEEE Sens. J.*, 18, 15, AUGUST 1, 6070 – 6077, 2018 (SCI).
86. Singh, J. and Raj, B., Comparative Analysis of Memristor Models for Memories Design. *JoS IoP*, 39, 7, 074006–1-12, July 2018.
87. Yadav, D., Chouhan, S.S., Vishvakarma, S.K., Raj, B., Application Specific Microcontroller Design for IoT based WSN. *Sens. Letter*, ASP, 16, 374–385, May 2018.
88. Singh, G., Sarin, R.K., Raj, B., Fault-Tolerant Design and Analysis of Quantum-Dot Cellular Automata Based Circuits. *IEEE/IET Circuits Devices Syst.*, 12, 638–64, 2018.
89. Singh, J. and Raj, B., Modeling of Mean Barrier Height Levying Various Image Forces of Metal Insulator Metal Structure to Enhance the Performance of Conductive Filament Based Memristor Model. *IEEE Nanotechnol.*, 17, 2, 268–267, March 2018.
90. Jain, A., Sharma, S., Raj, B., Analysis of Triple Metal Surrounding Gate (TM-SG) III-V Nanowire MOSFET for Photosensing Application. *Opto-electronics J.*, Elsevier, 26, 2, 141–148, May 2018.
91. Jain, A., Sharma, S., Raj, B., Design and Analysis of High Sensitivity Photosensor Using Cylindrical Surrounding Gate MOSFET For Low Power Sensor Applications. *Eng. Sci. Technology Int. J.*, Elsevier's, 19, 4, 1864–1870, December 2016.
92. Saiphani Kumar, G., Singh, A., Raj, B., Design and Analysis of Gate All Around CNTFET based SRAM cell Design. *J. Comput. Electronics*, Springer, 17, 1, 138–145, March 2018.
93. Singh, G., Sohi, B.S., Raj, B., Material Properties Analysis of Graphene Base Transistor (GBT) for VLSI Analog Circuits. *Indian J. Pure Appl. Phys. (IJPAP)*, 55, 896–902, Dec-2017.
94. Kumar, S. and Raj, B., Estimation of Stability and Performance metric for Inward Access Transistor based 6T SRAM Cell Design using n-type/p-type DMDG-GDOV TFET. *IEEE VLSI Circuits Syst. Letter*, 3, 2, 25–39, June 2017.
95. Sharma, S., Kumar, A., Pattanaik, M., Raj, B., Body Biased Multimode Multi-Threshold CMOS Technique for Ground Bounce Noise Reduction in Static CMOS Adders. *Int. J. Inf. Electron. Eng.*, 3, 3, 567–572, 2013.

96. Singh, H., Kumar, P., Raj, B., Performance Analysis of Majority Gate SET Based 1-bit Full Adder. *Int. J. Comput. Commun. Eng. (IJCCCE)*, IACSIT Press Singapore, 2, 4, 146–154, 2013. ISSN: 2010-3743.
97. Bhardwaj, A.K., Gupta, S., Raj, B., Investigation of Parameters for Schottky Barrier (SB) Height for Schottky Barrier Based Carbon Nanotube Field Effect Transistor Device. *J. Nanoelectron. Optoelectronics*, ASP, 15, 783–791, July 2020.
98. Bansal, P. and Raj, B., MEMRISTOR: A VERSATILE NONLINEAR MODEL FOR DOPANT DRIFT AND BOUNDARY ISSUES. *JCTN*, American Scientific Publishers, 14, 5, 2319–2325, May 2017.
99. Jain, N. and Raj, B., An Analog and Digital Design Perspective Comprehensive Approach on Fin-FET (Fin-Field Effect transistor) Technology - A Review. *Rev. Adv. Sci. Eng.*, (RASE) ASP, 5, 1–14, 2016.
100. Raj, B., Saxena, A.K., Dasgupta, S., Analytical Modeling for the Estimation of Leakage Current and Subthreshold Swing Factor of Nanoscale Double Gate FinFET Device, in: *Microelectronics International*, vol. 26, pp. 53–63, 2009.
101. Soniya, Singh, S., Wadhwa, G., Raj, B., An Analytical Modeling for Dual Source Vertical Tunnel Field Effect Transistor. *Int. J. Recent Technol. Eng. (IJRTE)*, 8, 2, 603–608, July 2019.
102. Singh, S. and Raj, B., Design and analysis of hetrojunction Vertical T-shaped Tunnel Field Effect Transistor. *J. Electron. Mater.*, Springer, 48, 10, 6253–6260, October 2019.
103. Goyal, C., Ubhi, J.S., Raj, B., A Low Leakage CNTFET based Inexact Full Adder for Low Power Image Processing Applications. *Int. J. Circuit Theory Applications*, Wiley, 47, 9, 1446–1458, September 2019.
104. Raj, B., Saxena, A.K., Dasgupta, S., A Compact Drain Current and Threshold Voltage Quantum Mechanical Analytical Modeling for FinFETs. *J. Nanoelectron. Optoelectron. (JNO)*, USA, 3, 2, 163–170, 2008.
105. Wadhwa, G. and Raj, B., An Analytical Modeling of Charge Plasma based Tunnel Field Effect Transistor with Impacts of Gate underlap Region. *Superlattices Microstructures*, Elsevier, 142, 106512, June 2020.
106. Singh, S. and Raj, B., Modeling and Simulation analysis of SiGe hetrojunction Double Gate Vertical t-shaped Tunnel FET. *Superlattices Microstructures*, Elsevier, 142, 106496, June 2020.
107. Jain, N. and Raj, B., Device and Circuit Co-Design Perspective Comprehensive Approach on FinFET Technology - A Review. *J. Electron Devices*, 23, 1, 1890–1901, 2016.
108. Kumar, S. and Raj, B., Analysis of I_{ON} and Ambipolar Current for Dual-Material Gate-drain Overlapped DG-TFET. *J. Nanoelectron. Optoelectronics*, American Scientific Publishers USA, 11, 323–333, June 2016.
109. Anjum, N., Bali, T., Raj, B., Design And Simulation Of Handwritten Multiscript Character Recognition. *Int. J. Adv. Res. Comput. Commun. Eng.*, 2, 7, 2544–2549, July 2013.

110. Singh, K. and Raj, B., Performance and analysis of temperature dependent Multi-walled Carbon Nanotubes as Global Interconnects at different technology nodes. *J. Comput. Electronics*, Springer, 14, 2, 469–476, June 2015.
111. Kumar, S. and Raj, B., Compact channel potential analytical Modeling of DG-TFET based on Evanescent-mode Approach. *J. Comput. Electronics*, Springer, 14, 2, 820–827, July 2015.
112. Singh, K. and Raj, B., Temperature Dependent Modeling and Performance Evaluation of Multi-Walled CNT and Single-Walled CNT as Global Interconnects. *J. Electron. Materials*, Springer, 44, 12, 4825–4835, 2015.
113. Sharma, V.K., Pattanaik, M., Raj, B., INDEP approach for leakage reduction in nanoscale CMOS circuits. *Int. J. Electronics*, Taylor & Francis, 102, 2, 200–215, 2014.
114. Singh, K. and Raj, B., Influence of Temperature on MWCNT bundle, SWCNT bundle and Copper interconnects for Nanoscaled Technology nodes. *J. Mater. Science Mater. Electronics*, Springer, 26, 8, 6134–6142, 2015.
115. Anjum, N., Bali, T., Raj, B., Design and Simulation of Handwritten Gurumukhi and Devanagri Numerical Recognition. *Int. J. Comput. Applications*, Foundation of Computer Science New York USA, 73, 12, 16–21, 2013.
116. Khandelwal, S., Gupta, V., Raj, B., Gupta, R.D., Process Variability Aware Low Leakage Reliable Nano Scale DG-FinFET SRAM Cell Design Technique. *J. Nanoelectron. Optoelectron.*, 106, 810–817, December 2015.
117. Sharma, V.K., Pattanaik, M., Raj, B., ONOFIC Approach: Low Power High Speed Nanoscale VLSI Circuits Design. *Int. J. Electronics*, Taylor & Francis, 101, 1, 61–73, 2014.
118. Khandelwal, S., Raj, B., Gupta, R.D., FinFET based 6T SRAM Cell Design: Analysis of Performance Metric, Process Variation and Temperature Effect. *J. Comput. Theor. Nanoscience*, ASP USA, 12, 2500–2506, 2015.
119. Singh, S., Yadav, S., Rahul, J., Srivastava, A., Raj, B., Impact of HfO₂ in Graded Channel Dual Insulator Double Gate MOSFET. *J. Comput. Theor. Nanoscience*, American Scientific Publishers, 12, 6, 950–953, April 2015.
120. Sharma, V.K., Pattanaik, M., Raj, B., PVT variations aware low leakage INDEP approach for nanoscale CMOS Circuits. *Microelectron. Reliability*, Elsevier, 54, 90–99, 2014.
121. Raj, B., Saxena, A.K., Dasgupta, S., Quantum Mechanical Analytical Modeling of Nanoscale DG FinFET: Evaluation of Potential, Threshold Voltage and Source/Drain Resistance. *Elsevier's J. Mater. Sci. Semicond. Processing*, Elsevier, 16, 4, 1131–1137, 2013.
122. Gopal, M., Prasad, S.S.D., B.R., 8T SRAM Cell Design for Dynamic and Leakage Power Reduction. *Int. J. Comput. Applications*, Foundation of Computer Science, New York, USA, 71, 9, 43–48, June 2013.
123. Pattanaik, M., Raj, B., Sharma, S., Kumar, A., Diode Based Trimode Multi-Threshold CMOS Technique for Ground Bounce Noise Reduction in Static CMOS Adders. *Adv. Mater. Res.*, Trans Tech Publications, Switzerland, 548, 885–889, 2012.

124. Raj, B., Saxena, A.K., Dasgupta, S., Nanoscale FinFET Based SRAM Cell Design: Analysis of Performance metric, Process variation, Underlapped FinFET and Temperature effect. *IEEE Circuits Syst. Mag.*, 11, 2, 38–50, 2011.
125. Sharma, V.K., Pattanaik, M., Balwinder, R., Leakage Current ONOFIC Approach for Deep Submicron VLSI Circuit Design. *Int. J. Electrical Computer Electron. Commun. Eng. World Acad. Sciences Eng. Technol.*, 7, 4, 239–244, 2013.
126. Kaur, P., Gill, S.S., Raj, B., Comparative Analysis of OFETs Materials and Devices for Sensor Applications. *J. Silicon*, Springer, 14, 4463–4471, 2022.
127. Sharma, S.K., Kumar, P., Raj, B., Raj, B., $\text{In}_{1-x}\text{Ga}_x\text{As}$ Double Metal Gate-Stacking Cylindrical Nanowire MOSFET for highly sensitive Photo detector. *J. Silicon*, Springer, 14, 3535–3541, 2022.
128. Raj, B., Saxena, A.K., Dasgupta, S., Analytical Modeling of Quasi Planar Nanoscale Double Gate FinFET with Source/Drain Resistance and field dependent carrier mobility: A quantum mechanical study. *J. Comput. (JCP)*, Academic Publisher FINLAND, 4, 9, 1–8, 2009.
129. Bhushan, S., Khandelwal, S., Raj, B., Analyzing Different Mode FinFET based Memory Cell at Different Power Supply for Leakage Reduction. *Seventh International Conference on Bio-Inspired Computing: Theories and Application, (BIC-TA 2012) Advances in Intelligent Systems and Computing*, vol. 20289-100, 2012/2013.
130. Singh, J. and Raj, B., Temperature Dependent Analytical Modeling and Simulations of Nanoscale Memristor. *J. Eng. Sci. Technology Int. J.*, Elsevier's, 21, 862–868, Oct 2018.
131. Singh, S., Bala, S., Raj, B., Raj, B., Improved Sensitivity of Dielectric Modulated Junctionless Transistor for Nanoscale Biosensor Design. *Sens. Letter*, ASP, 18, 328–333, Apl 2020.
132. Kumar, V., Vishvakarma, S.K., Raj, B., Design and Performance Analysis of ASIC for IoT Applications. *Sens. Letter*, ASP, 18, 31–38, Jan 2020.
133. Akanksha Jaiswal, Sarin, R.K., Raj, B., Sukhija, S., A Novel Circular Slotted Microstrip-fed Patch Antenna with Three Triangle Shape Defected Ground Structure for Multiband Applications. *Adv. Electromagn. (AEM)*, 7, 3, 56–63, Aug 2018.
134. Wadhwa, G. and Raj, B., Label Free Detection of Biomolecules using Charge-Plasma-Based Gate Underlap Dielectric Modulated Junctionless TFET. *J. Electron. Mater. (JEMS)*, Springer, 47, 8, 4683–4693, August 2018.
135. Singh, G., Sarin, R.K., Raj, B., Design and Performance Analysis of a New Efficient Coplanar Quantum-Dot Cellular Automata Adder. *Indian J. Pure Appl. Phys. (IJPAP)*, 55, 97–103, February 2017.
136. Kaur, P., Pandey, V., Raj, B., Comparative Study of Efficient Design, Control and Monitoring of Solar Power using IoT. *Sens. Letter*, ASP, 18, 419–426, May 2020.

137. Bhardwaj, A.K., Gupta, S., Raj, B., Development & Analysis of compact model for Double Gate Schottky Barrier CNTFET. *J. Nanoelectron. Optoelectronics*, ASP, 15, 1199–1208, Aug 2020.
138. Wadhwa, G., Kamboj, P., Singh, J., Raj, B., Design and Investigation of Junctionless DGTFET for Biological Molecule Recognition. *Trans. Electr. Electron. Materials*, Springer, 22, 282–289, 2021.
139. Verma, S.K., Singh, S., Wadhwa, G., Raj, B., Detection of Biomolecules using Charge-Plasma based Gate Underlap Dielectric Modulated Dopingless TFET. *Trans. Electr. Electron. Mater. (TEEM)*, Springer, 21, 528–535, June 2020.
140. Jain, N. and Raj, B., Impact of underlap spacer region variation on Electrostatic and analog/RF performance of symmetrical high-k SOI FinFET at 20 nm channel length. *J. Semicond. (JoS)*, IOP Science, 38, 12, 122002, Dec 2017.
141. Singh, S. and Raj, B., Analytical Modeling and Simulation analysis of T-shaped III-V heterojunction Vertical T-FET. *Superlattices Microstructures*, Elsevier, 147, 106717, Nov 2020.
142. Singh, G., Sarin, R.K., Raj, B., Design and Analysis of Area Efficient QCA Based Reversible Logic Gates. *J. Microprocess. Microsystems*, Elsevier, 52, 59–68, May 2017.
143. Singh, S. and Raj, B., Parametric variation analysis on hetero-junction Vertical t-shape TFET for Suppressing ambipolar conduction. *Indian J. Pure Appl. Phys.*, 58, 478–485, June 2020.
144. Soniya, Singh, S., Wadhwa, G., Raj, B., Design and Analysis of Dual Source Vertical Tunnel Field Effect Transistor for high performance. *Trans. Electr. Electron. Materials*, Springer, 21, 74–82, Oct 2019.
145. Kaur, M., Gupta, N., Kumar, S., Raj, B., Singh, A.K., RF Performance Analysis of Intercalated Graphene Nanoribbon Based Global Level Interconnects. *J. Comput. Electronics*, Springer, 19, 1002–1013, June 2020.
146. Wadhwa, G. and Raj, B., Design and Performance Analysis of Junctionless TFET Biosensor for high sensitivity. *IEEE Nanotechnol.*, 18, 567–574, 2019.
147. Singh, J. and Raj, B., Enhanced Nonlinear Memristor Model Encapsulating Stochastic Dopant Drift. *JNO ASP*, 14, 958–963, 2019.